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Switching Technique for Grid Integration of
Solar Photovoltaic Systems
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Abstract— Nowadays, the grid connected solar photovoltaic
(PV) system has been drawing significant attention due to the
rapid development and the decreasing cost of the solar panels.
The efficiency and the reliability of a grid connected PV system
mainly depend on the power conversion system and the control
strategy. This paper presents a new magnetic linked 7-level active
neutral point clamped (ANPC) converter, which requires less
number of flying capacitors and also reduces the control
complexity of the grid connected PV system. The proposed
converter topology utilizes the input dc bus voltage better than
the traditional ANPC multilevel converter and also provides
galvanic isolation to the grid connected PV systems. The lack of
galvanic isolation is one of the biggest problems faced by the
power frequency transformer-less grid connected PV systems.
The proposed magnetic linked power converter is also validated
through simulations in MATLAB/Simulink and through tests in
a laboratory test platform.
Keywords—Solar photovoltaic, grid integration,
converter topology, modulation technique, power losses.

power

I. INTRODUCTION

P

electronics systems play an important role in
distributed power generation and in the interconnection
between the grid and the renewable energy sources, such as
solar photovoltaic (PV) systems [1]–[5]. Due to the rapid
expansion of the PV power plant market, more emphasis has
been placed on the PV power converter topologies. The
multilevel converters are becoming the preferred choice for
use in the grid integration of the solar PV systems, due to their
improved output power quality and the high voltage handling
capability [1]–[5]. There are three basic types of the multilevel
inverter, the cascaded H-bridge (CHB), the flying capacitor
(FC) and the neutral point clamp (NPC) multilevel inverter
[6]–[8]. With the increase of the number of voltage levels, the
number of the isolated transformers, the flying capacitors and
OWER
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the clamping diodes, increases tremendously for the CHB, FC
and NPC respectively. Moreover, for the traditional basic
multilevel inverters, the control system becomes more
complex with the increase of the numbers of the voltage levels
[9], [10].
Nowadays, the stacked multi-cell converter (SMC) [11], the
modular multilevel converter (MMC) [3], [12], and the active
neutral point clamped (ANPC) [13] are the emerging
multilevel inverters. In MMC, cascaded half bridges are used
to provide the high voltage output. But in the MMC, the
floating capacitors can experience low frequency fluctuations
[14]. The SMC, where several FC converters are stacked
together, suffers from the same problems faced by the FC
multilevel inverter. The ANPC is the multilevel converter that
can eliminate some of the problems faced by the CHB, FC,
NPC, MMC and SMC. The ANPC requires less number of
clamping devices and flying capacitors compared with the
MMC, NPC, FC and SMC. But the ANPC suffers from the
reduced dc bus utilization issue and also requires a complex
control strategy to balance the flying capacitor voltages.
In this paper, a new 7-level ANPC magnetic linked power
converter is proposed, which improves the dc bus voltage
utilization compared with that of the traditional ANPC and
solves the capacitor voltage balancing issues using a high
frequency magnetic link. The proposed converter topology
requires less number of flying capacitors, which makes the
power conditioning system compact and more reliable. An
advanced pulse width modulation (PWM) technique is also
investigated with the proposed magnetic linked power
converter to improve the efficiency of the power conditioning
system. For comparison, the performance of the traditional
PWM techniques with the proposed power converter topology
is also presented in this paper. The suitability of the proposed
converter and control strategy is validated both through
simulations and tests in a laboratory test platform.
The main contributions of this paper are:




The paper proposes a new power converter topology;
The proposed converter has reduced number of
capacitors;
The proposed converter has a better utilization of the
dc bus voltage;
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The proposed converter can solve the capacitor
voltage balancing issue with the use of the proposed
high frequency magnetic link.
II. PROPOSED MAGNETIC LINKED CONVERTER

In this paper, a 7-level magnetic linked ANPC inverter is
proposed which requires the same number of electronic
switches as the traditional ANPC 7-level inverter, but the
proposed topology requires less number of flying capacitors
compared to the traditional ANPC inverter. It is worth to
mention that, the traditional ANPC requires 2 flying capacitors
to obtain a 7-level inverter, whereas, the proposed topology
requires only one flying capacitor to obtain a 7-level inverter.
The main problems with the traditional ANPC inverter are (i)
only a maximum of 50% of the input dc bus voltage can be
utilized and (ii) a strategy is required to balance the flying
capacitor voltages. The proposed ANPC can utilize 75% of the
input dc bus voltage and can also eliminate the voltage
balancing problems faced by the traditional ANPC inverters.
Fig. 1 shows the proposed magnetic linked power converter
topology for the grid integration of the PV systems. In this
paper, the high frequency magnetic link has been used to
ensure that for each single phase, the output voltage of the top
rectifier is always 4 times the output voltage of the bottom
rectifier by using different winding turns between the input
winding of the top rectifier (4N) and the input winding of the
bottom rectifier (N).
First, the dc power from the PV array is converted into a
high frequency ac and then fed into the high frequency
magnetic link. Two secondary windings are used to produce
two dc voltages for each single phase unit. One winding is
used to supply the dc-link capacitors (C1 and C2) and the other
winding is used to supply the flying capacitor (Cfc). In Fig. 1,
the output voltage of the top rectifier (across the two dc link
capacitors (C1 and C2)) is 4 times the output voltage of the
bottom rectifier (across the flying capacitor (Cfc)), therefore if
the voltage across the two dc link capacitors (C1 and C2) of
each single phase unit is defined as Vdc (the voltage across C1
or C2 is Vdc/2) then the voltage across the flying capacitor (Cfc)
is Vdc/4. The ratio of the dc-link capacitor voltage to the flying
capacitor winding is therefore always maintained at 4. Finally,
the dc voltages are fed into the 7-level ANPC to obtain the
seven different voltage levels as shown in Table I.

Fig. 1. The proposed 7-level ANPC magnetic linked inverter for grid
integration of PV systems.

Fig. 2 shows the first four modes of operation for the
proposed power converter topology.

TABLE I
SWITCHING TABLE
State
1
2
3
4
5
6
7a
7b

S1
off
on
on
on
off
off
on
on

Switching states
S2
S3
S4
on on off
off on off
off off off
off off on
on off on
on off off
off off off
off off off

S5
on
on
on
off
off
off
off
off

S6
off
off
on
off
off
off
off
off

S7
off
off
off
off
off
on
off
off

S8
off
off
off
on
on
on
off
off

S9
off
off
off
off
off
off
on
off

S10
off
off
off
off
off
off
off
on

Vout
Vdc/4
Vdc/2
3Vdc/4
-Vdc/4
-Vdc/2
-3Vdc/4
0
0
Fig. 2. First four modes for the proposed power converter.
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Fig. 2(a) shows the mode 1 operation, where the output
voltage is given by Vdc/2 –Vdc/4 = Vdc/4. Although there is a
voltage across C2, it is inactive due to the switching states.
Similarly, Fig. 2(b) shows the mode 2 operation, where the
output voltage is given by Vdc/2. Fig. 2(c) shows the mode 3
operation, where the output voltage is given by Vdc/2 +Vdc/4 =
3Vdc/4. The remaining Fig. 2(d) is self-explanatory.
Fig. 3 shows the last four modes of the power converter and
can be explained in the same way as Fig. 2. The voltage stress
for S5 and S8 is Vdc and the voltage stress for S1, S2, S3, S4, S6
and S7 is Vdc/4. The S9 and the S10 are used to obtain a proper
zero state of the inverter. The voltages across these switches
are 3Vdc/4.

Fig. 4. (a) Amorphous ribbon, (b) preparation of the magnetic core, (c)
prepared magnetic core, and (d) core loss in terms of flux density and
frequency.

Fig. 3. Last four modes for the proposed power converter.

Fig. 4(a) shows the amorphous ribbon (20 µm thick and 2.5
cm wide), Fig. 4(b) shows the preparation of the magnetic
core and Fig. 4(c) shows the prepared magnetic core for the
proposed ANPC converter topology. The amorphous ribbon is
placed in the circular structure of the core development
platform and araldite glue has been used for metallic bonding
and for maintaining no air gap in the core. The number of
turns of the windings is different from each other as shown in
Fig. 4(c). For the validation of the proposed power converter
topology, 7 windings are used. One winding is the primary
winding and the remaining windings are used as secondary
windings. The amorphous materials Metglas alloys 2605S3A
and 2605SA1 are manufactured by Hitachi Metals Ltd. The
saturation flux density of the Metglas alloy 2605S3A is 1.4 T.
The core loss in terms of the flux density and the frequency is
shown in Fig. 4 (d). At 0.5 T flux density, with a square wave
excitation and a 10 kHz frequency, the core loss is 100 W/kg.

Fig. 5 shows the control scheme for the proposed power
converter topology. At first the reference direct axis
component (Id*) is obtained from the dc link voltage regulator
and the reference quadrature axis component (Iq*) is set to
zero due to the operation of the inverter at unity power factor.
Then the error between the actual grid injected currents (Id and
Iq) and the reference currents (Id* and Iq*) are passed through
the PI controllers and eventually the direct axis component of
the inverter reference voltage (Vd*) and the quadrature axis
component of the inverter reference voltage (Vq*) are
calculated. Finally, the direct and quadrature axis component
of the reference inverter voltage are converted into the three
phase reference voltages, which are then compared with the
high frequency carrier waves to generate the pulses for the
electronic switches for the proposed ANPC converter
topology.

Fig. 5. The control scheme for the proposed power converter.
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Fig. 6 shows the gate pulses for the proposed ANPC
converter topology. The S9 and the S10 switches are in
operation while obtaining the zero state of the voltage.
Therefore, these switches are in less operation compared to
those of the other switching devices. The S5 and S8 switches
remain in more conduction compared to the other switches.
Therefore, these switches experience more conduction loss
than the other switches. The switching and conduction loss
distribution among the electronic switches have been
discussed in the loss analysis section of this paper.

changes the injected current to the grid according to the
available PV power.

Fig. 6. Gate pulses for the proposed ANPC converter topology.

Fig. 7 shows the simulation results for the proposed power
converter topology with carrier frequency of 1 kHz. The
output line voltage of the proposed converter and the
frequency spectrum of the line voltage are shown in Fig. 7(a)
and 7(b). Fig. 7(c) and Fig. 7(d) show the voltages across the
capacitors C1, Cfc and C2. Fig. 7(e) shows the injected power to
the grid by the PV arrays. Fig. 7(f) shows the phase voltage
and the phase current of the grid while receiving power from
the PV array. The simulation results show the voltages across
the capacitors are almost constant over time. Table II shows
the values of the different parameters used for the simulation.

Fig. 7. (a) The output line voltage of the proposed ANPC inverter, (b)
frequency spectrum of the output voltage, (c) voltage across the C1 and Cfc
capacitor, (d) voltage across the C2 capacitor, (e) power injected to the grid,
and (f) phase voltage and phase current of the grid.

TABLE II
SIMULATION PARAMETER
Parameter

Value

PV array
Grid voltage
Grid frequency
Carrier wave
dc link capacitors
Flying capacitor
Filter inductor (L)

1.5 kW
400 V (L-L)
50 Hz
Level shifted [15], 1 kHz
100 µF
100 µF
1 mH

Fig. 8 shows the inverter responses when there are
fluctuations in the grid, such as the grid voltage sag and swell
phenomenon. When there is a voltage sag or swell at the grid
side, the voltage is sensed by the inverter. Due to the change
in voltage amplitude the value of Vgd (direct axis component of
grid voltage) and Vgq (quadrature axis component of grid
voltage) are also changed and the inverter changes the
modulation index accordingly.
When voltage sags occur, the inverter reduces its
modulation index, and when voltage swells occur, the inverter
increases its modulation index to cope with the grid voltage.
Therefore, the inverter always tracks the grid voltage and

Fig. 8. System response when the grid side faces some vibration (a) grid side
voltage, (b) modulation index of the inverter, (c) power injected to grid, (d)
inverter line voltage, (e) zoomed inverter line voltage during sag, and (f)
zoomed inverter line voltage during swell.

Fig. 9 shows the power imbalance analysis for the proposed
power converter topology. When all the PV arrays experience
the same insolation of 1 kW/m2, then the current injected to
the grid is obtained as 2.17 A rms. On the other hand, when
the PV arrays experience different insolation like 1 kW/m2,
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0.75 kW/m2, and 0.5 kW/m2, then the injected current to the
grid is obtained as 1.6 A rms.

Fig. 9. (a) I-V characteristics of PV for different insolation, (b) P-V
characteristics of PV for different insolation, (c) grid voltage and current when
all the PV arrays are working at 1 kW/m2 insolation, and (d) grid voltage and
current when three PV arrays are working at 1 kW/m2, 0.75 kW/m2 , 0.5
kW/m2 insolation.

Three PV arrays used in this test utilize separate MPPT with
the boost converters. The perturbation and observation method
[16] has been used to control the boost converter duty cycle.
The main objective of the boost converter is to provide a fixed
dc output voltage and also track the maximum power point
from the PV. The boost converters are usually employed in PV
systems to maintain the desired output voltage, since the
output voltage of the PV can be widely varied. Therefore, the
boost converter is needed when the PV system has unstable
and fluctuating output. If the PV system uses both boost
converter and an inverter, the boost converter can enhance the
dc output voltage stability, and therefore, reduce the effect of
fluctuation on the ac output [17]. The efficiency of the boost
converter is also known to be very high [18]. With the use of
MOSFET and 500 kHz switching frequency, the boost
converter shows more than 97% efficiency [18].
When more power are available at the PV side, then the dc
link voltage increases and to maintain the fixed dc link
voltage, the dc link voltage regulator increases the reference
value of the current (Id*). Similarly, if the amount of power
generation reduces, the dc link voltage decreases and to
maintain the fixed dc link voltage, the controller decreases the
reference value of the current (Id*). Therefore, when the PV
side has more power, then the inverter injects more current to
the grid; and when the PV side has less power, then the
inverter injects less current to the grid.
III. SWITCHING TECHNIQUE FOR THE PROPOSED CONVERTER
An advance PWM technique for a single phase inverter has
been proposed in [19]. The modulation technique can reduce
the total harmonic distortion (THD) and the converter loss
compared to the traditional switching techniques. This paper
investigates an advanced PWM technique suitable for used in
a three phase inverter [3]. The advanced third harmonic
injected sixty degree bus clamping PWM (THSDBCPWM) is
shown in Fig. 10.

Fig. 10. The operation of the THSDBCPWM for the proposed converter
topology.

At first, a third harmonic signal has been added with the
sinusoidal PWM (SPPWM) signal and the third harmonic
injected PWM (THPWM) (Ma2, Mb2 & Mc2) signal is formed.
After that, the common mode signals, P1 & P2, are formed
which are the maximum and the minimum values of the third
harmonic injected signal with respect to time. In the next step,
the P1 signal is subtracted from the peak value of the carrier
signal (Vc) and then the P3 signal is formed. Similarly, the P2
signal is subtracted from the negative peak of the carrier signal
(-Vc) and the P4 signal is formed. Then, the P3 signal is
multiplied with f2(α) and the P4 signal is multiplied with f1(α)
and the P5 and the P6 signals are formed respectively.
The addition of the P5 and the P6 signals forms the P7 CMS.
Eventually, the P7 signal is added with the THPWM to form
the THSDBCPWM. Here, f1(α) and the f2(α) are the periodic
function of α and defined as:

(when 0     60 )
(when 60     120 )

(1)

f 2 ( )  1 (when 0    60 )
 0 (when 60    120 )

(2)

f1 ( )  0
1

The performance of the other popular PWM techniques
such as the sinusoidal PWM (SPPWM), the THPWM,
conventional space vector PWM (CSVPWM), the trapezoidal
PWM (TRPWM), the sixty degree bus clamping PWM
(SDBCPWM), the thirty degree bus clamping PWM
(TDBCPWM) and the third harmonic injected thirty degree
bus clamping PWM (THTDBCPWM) is also investigated for
the proposed power converter topology. The mathematical
expression of these switching techniques is presented in Table
III.
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TABLE III
DIFFERENT SWITCHING TECHNIQUE WITH MATHEMATICAL EXPRESSION
PWM

Mathematical expression

M 1  A sin  t   
SPPWM

M a1 M b1 M c1    M1  M1  M1  
 120
 240 
  0
C  kA sin  3 t 

THPWM

CSVPWM

Fig. 11 shows the performance of the different modulation
techniques in terms of the total harmonic distortion for the
proposed converter topology. The THSDBCPWM shows the
lowest THD and the TRPWM shows the highest THD among
the switching techniques. Fig. 12 shows the surface plot of the
THD in the line voltages for the THSDBCPWM with
variations of the frequency and the modulation index. The
lowest THD is obtained at 1 kHz and modulation index of 1.

M 2  A sint     C



M a 2 M b 2 M c 2    M 2 0 M 2 120 M 2 240 

2
M3 
Asint     1 maxM a1,M b1,M c1 
2
3
 minM a1,M b1,M c1 


M a3 M b3 M c3    M 3 0 M 3 120 M 3 240 


TRPWM

SDBCPWM

TDBCPWM

THSDBCPWM

THTDBCPWM

M 4  A sin 1sin ωt   
 0.98 A when M 4  0.98 A
 0.98 A when M 4  0.98 A

M a 4 M b 4 M c 4    M 4  M 4  M 4  
 120
 240 
  0
M 5  A sin t     f 2()Vc  max M a1,M b1,M c1 
 f1() Vc  min M a1,M b1,M c1 
M a5 M b5 M c5    M 5  M 5  M 5  
 120
 240 
  0
M 6  A sin t     f1()Vc  max M a1,M b1,M c1 
 f 2() Vc  min M a1,M b1,M c1 
M a 6 M b 6 M c 6    M 6  M 6  M 6  
 120
 240 
  0
M 7  A sint     f 2()Vc  maxM a 2 ,M b2 ,M c 2 
 f1() Vc  minM a 2 ,M b 2 ,M c 2   C

M a 7 M b 7 M c 7    M 7  M 7  M 7  
 120
 240 
  0
M 8  A sin t     f1()Vc  maxM a 2 ,M b 2 ,M c 2 
 f 2() Vc  min M a 2 ,M b2 ,M c 2   C

M a8 M b8 M c8    M 8  M 8  M 8  
 120
 240 
  0

Fig. 11. The performance of different switching techniques in terms of the
total harmonic distortion for the proposed converter topology (with a 1 kHz
carrier frequency).

Fig. 12. The surface plot of the THD in the line voltage for the
THSDBCPWM.

IV. LOSS ANALYSIS OF THE PROPOSED CONVERTER
TOPOLOGY
The inverter total loss can be classified into two parts, the
switching loss and the conduction loss. The bipolar junction
transistor is just a single switch, whereas, the insulated gate
bipolar transistor (IGBT) consists of a switch and an antiparallel diode. The total conduction loss (Pcl) is the summation
of the switch and the diode conduction loss and can be
expressed as (3)
2π
 2π

1 
Pcl 
[vce(t) ic(t)] d(wt)  [v F (t) iF (t)] d(wt)

2π 
0
0






(3)

where Vce(t), ic(t),vF(t) and iF(t) are the instantaneous
voltage across the switch, the instantaneous current through
the switch, the instantaneous voltage across the diode and the
instantaneous current through the diode respectively. For N
switches, the total conduction loss (PCL) can be expressed as
follows.
N
PCL   Pcl
(4)
j 1 j
For switching loss analysis, the losses can be expressed as
a function of the switch current from the corresponding switch
datasheet [5]. The total switching loss (PSL) can be expressed
as follows.

N
N
1  N
PSL 
(i )   E off (ic )   E rec (i F )  (5)
  E
T0  j  1 on j c
j
j
j 1
j 1
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where Eon, Eoff and Erec are the switch turn on, the switch turn
off and the diode turn off energy in joule. Therefore, the total
inverter loss (PTL) can be expressed as follows.

PTL  PCL  PSL

(6)

Fig. 13 shows the different losses for the different PWM
techniques with the proposed power converter topology. The
THSDBCPWM shows the lowest and the THPWM shows the
highest total inverter loss among the PWM techniques.

converter in the laboratory. The dSPACE MicroLabBox and
the ACPL-P343 driver circuit are used to implement the
THSDBCPWM switching algorithm of the proposed
converter. The AMATEK TerraSAS PV simulator ETS
1000/10 (acting as the photovoltaic array) is connected with
the California Instruments MX45 programmable power supply
(acting as the supply grid) through the developed power
converter. Fig. 15(b) shows the developed ANPC separately,
the dimension of which is around 100 mm * 80 mm.

Fig. 13. The inverter loss analysis for different modulation techniques.

Fig. 14 shows the loss distribution among the switches for
the proposed power converter topology. The S8 switch shows
the lowest and the S7 switch shows the highest switching loss
among the 10 switches. Moreover, the S9 and the S10 switches
show the lowest and the S1 switch shows the highest
conduction loss among the switches. In case of the total loss,
the S8 switch shows the lowest and the S7 shows the highest
loss among the switches. This loss distribution analysis is
done to design the heat sinks for the electronic switches.

Fig. 15. (a) Experimental setup for the validation of the proposed converter
with the high frequency (HF) magnetic link and (b) proposed ANPC.

Fig. 14. The loss distribution among the switches for the proposed power
converter.

V. EXPERIMENTAL VALIDATION OF THE PROPOSED
CONVERTER TOPOLOGY
Fig. 15(a) shows the experimental setup to validate the
proposed power converter topology. A reduced scale test
platform has been developed for the validation of the proposed
power converter topology. The 43 A, 1200 V,
HGTG11N120CND IGBT and the 15 A, 350 V, MJL4281A
npn bipolar transistor have been considered as the switching
devices to develop the prototype of the 7-level power

Fig. 16(a)–16(c) show three different real-life irradiance
and temperature profiles (case 1, case 2 and case 3) that are
fed into the solar emulator. Here, the green line indicates the
current operating point for the PV emulator. For Fig. 16 (a)–
16(c) the operating point is around 1000 W/m2, 200 W/m2 and
250 W/m2, respectively. Fig. 16(d)–16(f) show the I-V and PV characteristics for different operating points on the
irradiance profiles. Therefore, Fig. 16 (d) show the I-V and PV characteristics when the PV array gets irradiance of 1000
W/m2. Similarly, Fig. 16 (e) and 16 (f) are self-explanatory.
Fig. 16(g)–16(i) show the PV output voltage and current for
case 1, case 2 and case 3, respectively. Here, the PV arrays
provide different voltage and current due to the irradiance,
temperature, I-V characteristics and maximum power point
tracking. Fig. 16(j) show the dc bus voltage for the both
situations, situation 1: when all the PV array follow case 1 and
situation 2: when three PV array follow case 1, case 2 and case
3, respectively. Thus, the boost converters always maintain the
dc bus voltage fixed.
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Fig. 16. (a) Solar irradiance and temperature profile case 1, (b) solar
irradiance and temperature profile case 2, (c) solar irradiance and temperature
profile case 3, (d) I-V and P-V characteristics for case 1, (e) I-V and P-V
characteristics for case 2, (f) I-V and P-V characteristics for case 3, (g) PV
array output voltage and current for case 1, (h) PV array output voltage and
current for case 2, (i) PV array output voltage and current for case 3, (j) dc bus
voltage for situation 1 and 2, (k) primary voltage and current of HF magnetic
link when all PV arrays follow case 1, (l) primary voltage and current of HF
magnetic link when three PV arrays follow case 1, case 2 and case 3,
respectively, (m) voltages across C1 and Cfc capacitor for phase A, (n)
voltages across C1 and Cfc capacitor for phase B, (o) voltages across C1 and
Cfc capacitor for phase C, (p) voltage across the C2 capacitor for phase A, (q)
voltage across the C2 capacitor for phase B, (r) voltage across the C2 capacitor
for phase C, (s) inverter output line voltage and line current under situation 1,
(t) grid voltage and current under situation 1, and (u) grid voltage and current
under situation 2.

Fig. 16 (k) show the high frequency magnetic link primary
voltage and current when all the PV arrays follow case 1 and
Fig. 16 (l) show the high frequency magnetic link primary

voltage and current when three PV arrays follow case 1, case 2
and case 3, respectively. Here, the primary voltage is identical
in both cases but the primary current is different. When all the
PV arrays get high irradiance then the primary current is high
and when the PV arrays get low irradiance then the primary
current is low. Fig. 16 (m)–16(r) show the capacitor voltage
waveforms for the both situations, situation 1: when all the PV
array follow case 1 and situation 2: when three PV array
follow case 1, case 2 and case 3, respectively. Here, three
different currents from the PV arrays are added together and
fed into the magnetic link. The primary current creates the
magnetic flux and the same flux cuts all the secondary
windings. Therefore, the capacitor voltages show identical
shapes. Fig. 16(s) shows the inverter line voltage and current
under situation 1. Fig. 16 (t) shows grid voltage and current
under situation 1 and Fig. 16 (u) shows the grid voltage and
current under situation 2.
The output voltage and current from the solar emulator are
the inputs into the system and the grid voltage and injected
current to the grid are the outputs of the system. The data from
Fig. 16(g)–16(i) and Fig. 16(u) are collected in CSV format
and used in MATLAB. Three solar emulator voltages and
currents are multiplied and added together to measure the
input power. Also, the grid rms voltage and the injected rms
current are multiplied and the output power is measured. By
dividing the input power by the output power, the system
efficiency is found to be 80%. However, considering the
ANPC inverter input power instead of the PV array power, the
ANPC inverter efficiency is found to be 96% which is close to
the theoretical analysis. In the traditional systems, the use of
the power frequency step up transformers and the filter circuits
increases the total loss by 50% and the system volume by 40%
[20]. The power conversion system efficiency and the
proposed inverter efficiency is also comparable to the
traditional magnetic linked multilevel inverters, where for
100% loading, the system and the converter efficiency were
found to be 76% and 95% respectively [21].
The inverter output line voltage (before the line filter) and
the grid phase voltage are also collected in CSV format and in
MATLAB environment the frequency spectrums are analyzed
(as shown in Fig. 17(a) and Fig. 17(b)).

Fig. 17. (a) Inverter line voltage frequency spectrum and (b) grid phase
voltage frequency spectrum.

To observe the dynamic response of the inverter a fastchanging irradiance profile with constant temperature has been
fed into the three PV emulators. Fig. 18 (a) and 18 (c) show
the irradiance profile with constant temperature of 25° C.
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From 0 to 30 seconds the irradiance is 100 W/m2, from 31 to
65 seconds the irradiance is 800 W/m2 and from 66 to 95
seconds the irradiance is again 100 W/m2. Fig. 18 (b) shows
the I-V and P-V characteristics when the operating point is on
100 W/m2 irradiance and Fig. 18 (d) shows the I-V and P-V
characteristics when the operating point is on 800 W/m2
irradiance.

identical but the current changes according to the available
power from the PV side. When the irradiance changes from
100 W/m2 to 800 W/m2 the current reaches around three times
of the initial current.
VI. COMPARATIVE ASSESSMENT OF THE PROPOSED
CONVERTER TOPOLOGY
The comparison of the proposed converter topology with
the other popular power converters in terms of the number of
components is presented in Table V.
TABLE V
COMPARISON OF THE PROPOSED TOPOLOGY WITH OTHER POPULAR 7-LEVEL
SINGLE PHASE CONVERTERS IN TERMS OF NUMBER OF COMPONENTS
Converters
Cascaded H-bridge[6]
Diode clamped [6]
Capacitor clamped [6]
Conventional ANPC [12]
ANPC Proposed in [22]
Proposed ANPC

Sources
3
1
1
1
1
1

Number of
IGBTs
Capacitors
12
12
6
12
7
10
4
14
7
10
3

Diodes
10
1
-

The use of the capacitors makes the system bulky and less
reliable. Although the proposed converter topology requires
the same number of electronic switches as the conventional
ANPC converter, it requires less number of flying capacitors
than the traditional ones. Thus proposed topology reduces the
size of the converter and increases the reliability of the power
conversion system.
Table VI show the performance metrics of different 7-level
power converters.
TABLE VI
PERFORMANCE METRICS OF DIFFERENT 7-LEVEL SINGLE PHASE CONVERTERS
Effective
dc bus
utilization
√
Cascaded H-bridge[6]
Neutral point clamped [6]
×
Capacitor clamped [6]
×
Conventional ANPC [12]
×
ANPC Proposed in [22]
×
√
Proposed ANPC

Converters

Fig. 18 (a) PV irradiance and temperature profile when the operating point is
on 100 W/m2, (b) I-V and P-V characteristics when the operating point is on
100 W/m2, (c) PV irradiance and temperature profile when the operating point
is on 800 W/m2, (d) I-V and P-V characteristics when the operating point is on
800 W/m2, (e) grid voltage and current, (f) zoomed version of grid voltage and
current when the irradiance changes from 100 W/m2 to 800 W/m2, and (g)
zoomed version of grid voltage and current when the irradiance changes from
800 W/m2 to 100 W/m2.

Fig. 18 (e) shows the grid voltage and current for the
whole scenario. Fig. 18 (f) shows the zoomed version of grid
voltage and current when the irradiance changes from 100
W/m2 to 800 W/m2 and Fig. 18 (g) shows the zoomed version
of grid voltage and current when the irradiance changes from
800 W/m2 to 100 W/m2. From the grid voltage and current
waveforms, it can be seen that the grid voltage is always

Performance indicators
Voltage
Simple
balancing
control
problem
√
√
√
×
√
×
√
×
√
×
√
×

Reduced
converter
size
×
×
×
×
×
√

The proposed power converter topology utilizes the input
dc bus voltage better than the traditional ANPC power
converter. Moreover, no additional control technique is
required to keep the voltages across the three flying capacitors
balanced. The high frequency magnetic link generates isolate
and balanced multiple sources and maintains the voltages
across the three flying capacitors balanced. Here, all the
available powers from the PV side are converted into magnetic
energy and the same magnetic flux cuts the secondary
windings. Therefore, all the single phase units of the proposed
inverter get the same input voltage and the voltage balancing
at the grid side is ensured. Thus the proposed topology
prevents the three phase system from being unbalanced. The
proposed power converter topology also provides galvanic
isolation with a single core manufactured with advanced
material. The lack of galvanic isolation is a big issue faced by
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the traditional power frequency transformer-less grid
connected PV systems. The proposed topology eliminates the
use of power frequency transformer and also reduces the size
of the filter circuit. Thus, the proposed converter topology can
make the grid connected PV system more compact and more
efficient.
VII. CONCLUSION
This paper proposes a magnetic linked multilevel active
neutral point clamp converter with an advanced switching
technique for the grid integration of the PV systems. The
proposed converter topology uses less number of capacitors
and makes the power conversion system compact and reliable.
The proposed power converter utilizes the input dc bus voltage
better than the traditional ANPC converters. The proposed
power converter eliminates the voltage balancing problems
and makes the control strategy simple. The proposed converter
also provides galvanic isolation to the grid connected PV
systems. The advanced switching technique ensures less
harmonic distortion and less converter loss. Thus, the
proposed power converter with the advanced switching
technique can make the grid connected PV system more
compact, more reliable and more efficient.
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